AD-A055 950

MICROWAVE ASSOCIATES INC BURLINGTON MASS
MM AND T PROGRAM FOR THE ESTABLISHMENT OF PRODUCTION TECHNIQUES--ETC(U)
DAAB07-76-C-0039


UNCLASSIFIED

LOCATION OF THE ESTABLISHMENT OF PRODUCTION TECHNIQUES--ETC(U)
DAAB07-76-C-0039

NL

END
ONL

END



FOR FURTHER TRAN 4049 088






MM&T Program for the Establishment of **Production Techniques for** High Power **Bulk Semiconductor Limiters** 

> **5TH QUARTERLY REPORT** By Y. ANAND R. BILOTTA OCTOBER 1977

Approved for public release; distribution unlimited.

DISTRIBUTION STATEMENT



Monitored by:

US ARMY ELECTRONICS COMMAND FORT MONMOUTH, NEW JERSEY 07703 CONTRACT DAAB07-76-C-0039

MICROWAVE ASSOCIATES, INC. **Burlington, Massachusetts 01803** 

78 06 13 023

#### Disclaimers

The findings in this report are not to be construed as an Official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products of services referenced herein.

#### Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

TR ECOM-0039-5 October 1977 REPORTS CONTROL SYMBOL OSD-1366

# MM&T PROGRAM FOR THE ESTABLISHMENT OF PRODUCTION TECHNIQUES FOR

HIGH POWER BULK SEMICONDUCTOR LIMITERS

FIFTH QUARTERLY REPORT

23 June 1977 to 22 September 1977


Distribution Statement

Distribution unlimited: Approved for public release

Prepared By

Dr. Y. Anand

R. Bilotta



MICROWAVE ASSOCIATES, INC.
BURLINGTON, MASSACHUSETTS 01803

FOR

U.S. ARMY ELECTRONICS COMMAND, FORT MONMOUTH, NJ 07703

Jaroon Kuudhen	T DOCUMENTATIO	N PAGE	READ INSTRICTIONS BEFORE COMPLETING FO	RM
ECOM 0039-5	[and]	2. SOVT ACCESSION		
MMXT Program	for the Establis nniques for High Limiters		Quarterly replacement of the control	DO.
Yoginder Ar Richard Bil			5. DAABØ7-76-C-ØØ39	•)
Microwave Ass Burlington, MA			16. PROGRAM ELFMENT, PROJECT. AREA & WORK LINIT NUMBERS. 2769771	TAS
U.S. Army Electron Monmouth	tronics Comman, NJ 07703		38 (2/3/2	p
			UNCLASSIFIED	CING
7. DISTRIBUTION STATES	MENT (of the abstract enter	ed in Block 20, il <b>dillere</b> n	from Report)	
. SUPPLEMENTARY NOT	res			
B. SUPPLEMENTARY NOT	n reverse side if necessary		bor)	-
Limiters Bulk Effect Silicon Process Switches	sing	240	bor)	•
Limiters Bulk Effect Silicon Process Switches  ABSTRACT (Continue on X-band bulk lin high resistivity pensated < 111	sing  reverse side if necessary miters of 3.5 mily silicon 0 = 1 > orientation.	and identify by block numbers in thickness 2,000 to 18,000 These bulk limit	have been fabricated usin 0 ohm-cm, P-type uncom- ers exhibit 3 dB bandwidth ity of 20 - 30 kW.	

UNCLASSIFIED SECURITY CLASSIFICATION OF THIS PAGE(When D substantially lower the price of bulk limiter assembly. Various parameters are being optimized to achieve both bandwidth and RF power goals of the contract.

UNCLASŞIFIED

# TABLE OF CONTENTS

			Page No.
REPOR	T DOCU	UMENTATION PAGE (DD Form 1473)	ii
ABSTR	ACT		vi
PURPC	SE		vii
I.	ОВЈЕС	TIVE	1
	A. B. C. D.	Function Description Mechanical Characteristics Electrical Characteristics Absolute Rating Objectives	1 1 2 2
II.	INTRO	DUCTION	3
III.	BULK	SEMICONDUCTOR CIRCUIT TUNING ANALYSIS	4
IV.	FABRIC	CATION AND RF TEST RESULTS	8
	Α.	Evaluation of Stamped Irises	8
v.	PROBL	EM AREAS	12
	Α.	Recovery Time	
VI.	CONC	LUSIONS	13
VII.	PROGR	RAM FOR THE NEXT QUARTER	14
VIII.	IDENT	IFICATION OF PERSONNEL	15

# LIST OF TABLES

Table No.		Page No.
I	Computer Print Out of Circuit Model	6
II	Final Circuit Values for the Optimized	7
III	DC and RF Characteristics of Bulk Limiters using Low Cost "Stamped" Irises (3.5 mil thick wafer and TiW - Au metallization)	10
IV	High Power RF Characteristics of Bulk Limiters using Low Cost "Stamped" Irises	11

#### **ABSTRACT**

X-band bulk limiters of 3.5 mils in thickness have been fabricated using high resistivity silicon  $\rho=12,000$  to 18,000 ohm-cm, P-type uncompensated <111> orientation. These bulk limiters exhibit 3 dB bandwidth of 0.6 to 0.8 GHz and power handling capability of 20 - 30 kW.

As a cost reduction measure, low cost stamped X-band copper irises have been introduced for mounting the bulk limiter chips. This would substantially lower the price of bulk limiter assembly. Various parameters are being optimized to achieve both bandwidth and RF power goals of the contract.

1-049-058

#### PURPOSE

The objective of this program is to establish a production capability to manufacture High Power Bulk Semiconductor Limiters per U.S. Army Electronics Command Technical Requirements SCS-486.

The specification covers X-band high power bulk semiconductor limiter and low power multistage clean-up limiter. Four fundamental requirements are detailed in the specifications. They are, (1) recovery time, (2) high power capability, (3) insertion loss, and (4) VSWR.

A total of fifteen (15) engineering sample limiters, twenty (20) confirmatory sample limiters and fifty (50) pilot run production limiters will be supplied. A pilot line capable of producing 100 bulk semiconductor limiters per month will be demonstrated. Reports and documentation as required in Sections E, F, G and H of DAAB07-76-Q-0040 and as detailed in Section 3.5 of ECIPPR No. 15, dated December 1976, will be provided.

The program divides into the following four phases, Phase I - Engineering Samples (300 days), Phase II - Confirmatory Sample Production (240 days), Phase III - Pilot Line Production (180 days), and Phase IV - Final Documentation (30 days). The total program duration is 750 days.

During Phase I of this program, a number of factors in fabricating bulk semiconductor limiters are being investigated. These include iris formation, circuit configuration, material characterization and chip mounting. Efforts during Phase I will be directed toward selecting a single limiter design capable of meeting the objectives of SCS-486.

The optimum device design will be chosen at the end of Phase I.

In Phases II, III and IV, a single device design will be produced.

The major effort of this program will be realization of a single bulk limiter design which meets all the objectives of SCS-486. Individually, any of the goals described can be currently obtained. Recognizably, it is the development of a single component design which achieves all of the desired performance parameters that is the formidable engineering and manufacturing endeavor.

#### I. OBJECTIVE

The objective of the current Manufacturing Methods and Technology Engineering program is to establish the producibility of the X-band bulk semiconductor limiter and the X-band bulk semiconductor lower power diode multistage limiter by mass production techniques. Achieving the performance goals of the program represents a formidable engineering task. These goals, from SCS-486, are summarized below.

#### A. Function Description

The high power, solid state, limiter described herein will operate in the frequency band 9.0 - 9.65 GHz. A multi-stage configuration is acceptable with the first stage incorporating the principle of avalanche breakdown of near-intrinsic silicon to achieve isolation. This device will be mounted in a fixed tuned resonant waveguide cavity designed to provide the necessary avalanche field conditions. The second stage shall be either a bulk effect device or a common semiconductor diode limiter. Both limiter devices will be mounted in a common structure and no external bias or drive will be necessary for its operation. The receiver protector is required to operate in unpressurized conditions.

#### B. Mechanical Characteristics

The bulk semiconductor limiter structure will have the following performance objectives:

Weight: 7.0 oz maximum

Input Flange : mates with UG-40B/U choke flange

Output Flange : mates with UG-135/U cover flange

Mounting Position: any

Cooling : conduction

#### C. Electrical Characteristics

The bulk semiconductor limiter will have the following objectives:

> Peak RF Input Power : 30 kW, Du = 0.0011 μsec Pulses Continuous: 10 kW, Du = 0.01 Insertion Loss : 0.7 dB (maximum) Low Level VSWR : 1.4:1 (maximum) Recovery Time : 0.8 µsec (maximum) Flat Leakage : 50 mW (max), for 30 kW, .001 duty cycle, 1 µsec pulse Spike Leakage : 750 mW (max), for 30 kW,

.001 duty cycle, 1 µsec

pulse

External Bias : none

#### D. Absolute Rating Objectives

PARAMETER	SYMBOL	MIN	MAX	UNIT
Frequency	F	9.0	9.65	GHz
Peak Power	P		30	kW
Average Power	Pa		100	W
Ambient Temp.	T <sub>A</sub>	-55	+85	°c
Altitude			50,000	ft

#### II. INTRODUCTION

This report covers the period from 23 June through 22 September 1977. During this period, semiconductor limiter work was concentrated in the areas of semiconductor wafer processing, device fabrication and bulk limiter circuit analysis.

Significant improvements in the semiconductor procedures have been accomplished during the quarter. A low cost "stamped" X-band copper irises have been introduced for mounting bulk limiter chips. The cost of a stamped iris is 20 cents compared to \$15.00 of a machined iris; this would substantially lower the price of bulk limiter assembly.

Theoretical investigation was carried out to improve the low level RF performance of the bulk and clean-up limiters. The computer model chosen was a simple filter structure consisting to two lumped capacitances and a lumped inductance. In this model, the lumped capacitances were represented by bulk limiters and the lumped inductance physically by an inductive iris. Optimized parameters have been obtained and physical realization of this circuit and experimentation were conducted during the quarter.

The subsequent sections of this report describe in great detail the work performed and results achieved to date.

#### III. BULK SEMICONDUCTOR CIRCUIT TUNING ANALYSIS

During this quarter, an attempt was made to physically realize the tuning circuit described in the Fourth Quarterly Report.

A model of a simple filter structure was described consisting of two lumped capacitances and a lumped inductance. The capacitances represent bulk limiters and the lumped inductance can be realized by an inductive iris (see Figure 1).

The model was analyzed with a computer program developed by Microwave Associates which allows to solve for steady-state characteristics of microwave networks composed of transmission lines and networks of capacitors, inductors and resistors. The results of this analysis are given in Tables I and II.

Unfortunately, physical realization of the circuit was unsuccessful. Extensive testing was done with various types of iris - bulk limiter combinations to no avail. The experiment was unsuccessful because the computer model did not take into account the fringing effects which occur when placing the reactive elements so close together.

In conclusion, it would seem that this technique, although a worthwhile exercise, was unsuccessful. To date, the best tuning structure developed is that of the First Engineering Sample in which lumped capacitances are used to transform into and out of the bulk limiter.




FIGURE 1 CIRCUIT MODEL

FREQUENCY	VSWR	LOSS
8.50	2.942	1.208
8.60	2.246	0.692
8.70	1.760	0.342
8.80	1.426	0.136
8.90	1.201	0.036
9.00	1.054	0.003
9.10	1.037	0.001
9.20	1.086	0.007
9.30	1.091	0.008
9.40	1.050	0.003
9.50	1.032	0.001
9.60	1.166	0.026
9.70	1.374	0.109
9.80	1.682	0.290
9.90	2.132	0.608
10.00	2.779	1.088

TABLE I. Computer Print Out of Circuit Model

PARAMETER	VALUE
С	0.25 picofarads
L	0.18 nanohenries
z <sub>o</sub>	471 ohms
z <sub>1</sub>	515 ohms
Z <sub>2</sub>	515 ohms
<b>1</b>	0.032 inches
<sup>£</sup> 2	0.032 inches

TABLE II. Final Circuit Values for the Optimized Model

#### IV. FABRICATION AND RF TEST RESULTS

During the last quarter, eight (8) high resistivity wafers ( $\rho$  = 12,000 to 18,000 ohm-cm, < 111>, P-type uncompensated) from Wacker Chemical and were processed for bulk limiters. These wafers were etched and polished to 3.5 mils in thickness. The phosphorous and boron diffusions were done on both sides of the wafers at 1000°C and 950°C, respectively. The 3/4 mil square checkerboard pattern was used prior to the boron diffusion. Boron nitride source was used as the dopant source during the boron diffusion. Both surfaces of a wafer were then metallized with 500 - 1000 A layer of titanium (10%) and tungsten (90%) alloy and 2000 -3000 Å layer of gold and then electroplated with pure gold. Both the surfaces were plated to a thickness of 3.0 mils. The active elements area were defined by etching 10 mils in diameter gold posts on the top side of the wafer. The posts were etched to a height of 3 mils using conventional photolithographic and photoresist flow techniques. The silicon mesa etching process was performed when the elements were still in wafer form. Then the wafer was cut into 40 mil squares and were separated into individual chips. The gold posts of the bulk limiter chips were ball bonded to gold wire (5 mil in diameter). These chips were passivated with silicon nitride and Dow Corning DC-643 Junction Coating. The bulk limiter chips were mounted in low cost "stamped" gold plated copper X-band irises and were tested for both low and high level RF performance.

#### A. Evaluation of Stamped Irises

X-band irises were stamped commercially from 0.062 inch thick oxygen-free high conductivity copper. The burrs were removed from the irises by filing and sanding operations. The irises were cleaned thoroughly and then nickel and gold were electroplated. Bulk limiter chips

from BL-26A run were mounted in these irises and were tested for both low level and high level RF performance. Results are given in Tables III and IV and shows that these bulk limiters exhibit low insertion loss and low recovery time and are capable of handling 20 kW RF power.

The above results also show that stamped irises performed very well and can replace machined irises. The cost of a stamped iris is 20 cents compared to \$15.00 of a machined iris. This would substantially lower the price of bulk limiter assembly.

			UN	UNTUNED	II	TUNED FOR PACKAGE	PACKAGE
Iris Number	Resistance (ohm)	Capacitance (pF)	F <sub>o</sub> (GHz)	Li at F <sub>o</sub> (dB)	F <sub>o</sub> (GHz)	Li at F <sub>o</sub> (dB)	3 dB Bandwidth (GHz)
BL-26-1	150	0.15	10.46	1.0	9.3	2.0	.700
BL-26-2	175	0.14	10.8	0.8	9.3	9.0	009.
BL-26-3	150	0.17	10.2	0.7	6.3	0.7	.700
BL-26-4	200	0.16	10.5	0.8	9.3	0.8	.800
BL-26-5	175	0.14	11.0	6.0	9.3	9.0	. 700

DC and RF Characteristics of Bulk Limiters using Low Cost "Stamped" Irises (3.5 mil thick wafer and TiW - Au metallization) TABLE III.

Bulk Limiter	F <sub>O</sub>	Pulse Length	Repetition Rate	Peak Power	Recovery Time
Number	(GHz)	(nsec)	(Hz)	(kW)	(pesm)
BL-26-1	9.3	0.25	4000	25	2.0
BL-26-2	6.3	0.25	4000	30	2.0
BL-26-3	6.3	0.25	4000	28	2.0
BL-26-4	9.3	0.25	4000	20	2.0
BL-26-5	9.3	0.25	4000	24	2.0

High Power RF Characteristics of Bulk Limiters using Low Cost "Stamped" Irises TABLE IV.

# V. PROBLEM AREAS

# A. Recovery Time

The recovery times obtained with both single and dual slot bulk limiters have been in the order of 1.5 to 2 microseconds. This may be reduced by geometry changes being incorporated in the batch fabrication work currently underway.

#### VI. CONCLUSIONS

X-band bulk limiters have been fabricated using high resistivity silicon with  $\rho=12,000$  to 18,000 ohm-cm, P-type, uncompensated <111> orientation from Wacker Chemical Company. These bulk limiters exhibit 3 dB bandwidth of 0.6 to 0.8 GHz and power handling capability of 20 - 30 kW. Low cost stamped irises have been introduced for mounting the bulk limiter chips. The stamped irises performed very well and can replace high price machined irises.

# VII. PROGRAM FOR THE NEXT QUARTER

During the next quarter, we will fabricate devices using low cost stamped irises. Batch process and ball bonding techniques will be optimized to improve the yield of good quality bulk limiters. Confirmatory sample units will be fabricated and shipped on schedule.

# VIII. IDENTIFICATION OF PERSONNEL

During this quarter, the following technical personnel contributed to this program.

<u>Title</u>	Manhours
Project Manager	100
Silicon Materials Manager	10
Senior Processing Engineer	30
Processing Engineer	40
Limiter Engineer	50
Engineering Assistant (Fabrication)	200
Engineering Assistant (Test)	300

6:3

# High Power Bulk Semiconductor Limiter

1. SCOPE: This specification describes a passive, solid state, receiver protector using a bulk semiconductor limiter in combination with a semiconductor diode limiter. Limiter operation will provide isolation from x-Band pulses up to 30 kw over a variety of test conditions.

#### 2. APPLICABLE DOCUMENTS

2.1 Documents. - The following documents, of issue in effect on the date of invitation for bids, form a part of this specification to the extent specified herein.

SPECIFICATIONS

MILITARY

MIL-E-1 MIL-P-11268 General Specification for Electron Tube Parts, Materials, and Processes Used in Electronic Equipment

STANDARDS

MILITARY

MIL-STD-105

Sampling Procedures and Tables for Inspection by Attributes

MIL-STD-202

Test Methods for Electronic and Electrical Components Parts

# MIL-STD-1311A Microwave Oscillator Test Methods

(Copies of specifications, standards and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer. Both the title and number of symbol should be stipulated when requesting copies.)

FSC 5961

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

3.1 Function Description. - The high power, solid state, limiter specified herein will operate in the frequency band 9.0 - 9.65 GHZ. A multi-stage configuration is acceptable with the first stage incorporating the principle of avalanche breakdown of near-intrinsic silicon to achieve isolation. This device will be mounted in a fixed turned resonant waveguide cavity designed to provide the necessary avalanche field conditions. The second stage shall be either a bulk effect device or a semiconductor diode limiter. Both limiter devices will be mounted in a common structure and no external bias or drive will be necessary for its operation. The receiver protector is required to operate in unpressurized conditions.

....

- 3.2 Mechanical Characteristics. The bulk semiconductor limiter structure will conform to the following requirements:
  - (a) Weight 20 oz max

(:)

- (b) Input flange mates with UG-40B/U choke flange
- (c) Output flange mates with UG-135/U cover flange
- (d) Mounting position any
- (e) Cooling conduction
- 3.2.1 Physical Dimensions. The bulk semiconductor limiter shall conform to Figure 1.
  - 3.2.2 Construction. Parts and materials will be in accordance with MIL-P-11268.
- 3.3 Electrical characteristics. The bulk semiconductor limiter will conform to the following requirements:
  - (a) Peak Rf Input power, : 30 kw, Du = .001
    1/Lsec pulses continuous 10 kw, Du = .01
  - (b) Insertion Loss : 0.7dB (max)
  - (c) Low Level VSWR : 1.4:1 (max)
  - (d) Recovery Time : 0.84 sec (max)
  - (e) Flat Leakage ': 50 mw (max), for 30 kw, .001 duty cycle, 1 usec .
  - (f) Spike Leakage : 750 mw (max), for 30 kw, .001 duty cycle, 1 usec pulse
  - (g) external bias a none

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

# 3.4 Absolute Ratings

Parameter	Symbol	Min	Max	Unit
Frequency	F	9.0	9.65	GHZ
Paak Power	P		30	kw
Average Power	Pa		100	w
Ambient Temp.	TA	-55	. +85	°C
Altitude			50,000	: ft

(4)

3.5 Marking. - Each bulk semiconductor limiter shall be marked with the following information:

- (a) Manufacturer's model number
- (b) Manufacturer's serial number, individually for each limiter.
- (c) rf input port.

4

(d) rf output port.

# 4. QUALITY ASSURANCE PROVISIONS

# 4.1 Inspection.

4.1.1 Responsibility for inspection. - The contractor is responsible for the performance of all inspection requirements as specified herein. The contractor may utilize his own facilities or any commercial laboratory acceptable to the government. The government reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements. Inspection records of the examinations and tests shall be kept complete and available to the government.

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDG

- 4.1.2 Test equipment c inspection facilities. less equi, ent and inspection facilities shall be of sufficient accuracy, quality, and quantity to permit performance of the required inspection. The supplier shall establish calibration of inspection equipment to the satisfaction of the government.
- 4.2 Classification of inspection. The examination and testing of limiters shall be classified as follows:
  - a. First article inspection (see 4.3).
  - b. Quality conformance inspection (see 4.4.).
- 4.3 First article inspection. First article inspection shall be performed by the supplier, after award of contract and prior to production at a location acceptable to the government. It shall be performed on sample units which have been produced with equipment and procedures which will be used in production. This inspection shall consist of QCI-1, QCI-2 and QCI-3 inspection in accordance with 4.4.1, 4.4.2 and 4.4.3.
- 4.3.1 Sample. Twenty (20) limiters shall be submitted for first article inspection.
- P. 14.4 Quality Conformance Inspection.
- 4.4.1 Quality conformance inspection Part 1 (QCI-1). Every limiter shall be tested in all positions of the Quality Conformance Inspection Part 1 (QCI-1). No failures shall be permitted.
- 4.4.2 Quality conformance inspection Part 2 (QCI-2). The Quality Conformance Inspection Part 2 (QCI-2) shall be performed in accurdance with MIL-STD-105, Ins. ection Level S1 with an AQL of 6.5%. In the event of lat rejection, tightened inspection procedures shall be invoked. Normal inspection shall be resumed when two (2) consecutive lats have conformed with QCI-2 tests. If the lat size is less than 50 limiters, the sample size shall be one (1) with an acceptance number of zero (0). For purposes of inspection, the lat size shall be one (1) month's production.
  - 4.4.3 Quality conformance inspection Part 3 (OCI-3). Three limiters shall undergo continuous life testing for a min. of 2500 hrs. No failures shall be permitted.
  - 4.5 Detailed listings of quality conformance inspection tests. Quality conformance inspection tests shall be conducted in accordance with Table 1 (OCI-1), Table 11 (OCI-2), and Table 111 (QCI-3).

THIS PAGE IS BEST QUALITY PRACTICABLE

							1	1
(	Weits	30			001		1	I
	Du	100.		100.	10.	100,	1	1
116493	PRR Pulses/sec	1000±25		1000±25	10,000 ±150	1000 ±25	1	-
1051 LOMOLITERS	که نو	1.0±0.1	CW	1.0±0.1	1.0±0.1	1,40,1	.	
10	Po Wafts	. 30,000 ± 500	0.001	1	10,000 ± 250	32, 000 ± 530	0	0
1	Fo GHZ	9.0, 9.375, 9.65±.01	9.0 - 9.65 ± .01	9.0, 9.375, 9.65±.01	9.0, 9.375, 9.65±.01	9.375±.01	1	
	₹ů	25±3	25±3	25±3	25±3	25±3	I	25±3
2%	F. neter Unit	101	10.2	TC 3	1C 4	17.5	10.6	10.7

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDG

5. . .

9		Mil Standard	Application Method	Test Conditio	Symbol Low	Limits Lower Upper	Units	No.
Maximun (flot)	Maximum Leakage (flat)	1311A	4452A	1 21		20	wm	1,3
Moximum (spike)	Moximum Leakage (spike)	, 1311A	4452A	1 21	<b>a</b> "	750	WH	2,3
Insertion		1311A . 4416		TC 2 . Li	13	0.7	<del>-</del> 8	3,4
Low Level VSWR	el ,	1311A	4473	TC 2	Ь	1.4:1		3,4,5
Recovery		1311A	4471B (Method B)	TC 1	ىر	0.8	η sec	3,8
Firing Power	wer	1311A	4496	TC 3	. PFR ·	150	¥E	3,6,8

1,3

Quality Conformence Inspection- Part 1 (Ge1.1)

THIS PAGE IS BEST QUALITY PRACTICABLE TO DOQUE COPY FURNISHED TO DOQUE

0	Mil Standard	Application Method	Conditio	Condition () Symbol	Lower	Upper	Unit	Ne Jen	-40
Maximum Leakaga (flat)	1311A	4452A	10.1	م. م	1	001	*	1,7	
	1311A	4452A	10.1	<b>د</b> *	·I	400	Ж	2,7	
Maximum Leakoge (flat)	1311A	4452A	TC 4	ب ط	1	. 05	ΑŒ	1,3	1,3
Maximum Leakage (spike)	1311A	4452A	TC 4	a."	- 1	750	ΝE	2,3	10
Recovery Characteristic(phase)	1	1	TC 5	Δ R <sub>p</sub>	١	0.5	degree	3,8,9	טופ וו
Recovery Characteristic (amplitude)	ı	1	17.5	A Ra		0.1	-qp	3,8,9	
Temperature Cycling(non-oper.)	1131A	1027	TC 6	۵۲ <sub>4</sub> ۵۶ ۵۲		0.2 100 0,2	db mw . # sec	0	
Vibration	202E	204C Method A	TC 7	20 90 70		0.2 100 0.2	db mw # sec	01	) .
Shock	202E	2138 Mathod G	TC 7	44.6 46.6 47.6	1	0.2 100 0.2	db mw . <i>M</i> sec	01	
Humitity	1311A	1011	10.6	Δ <sub>L</sub> ; Δ <sup>2</sup> ς	1	000	db mw 4 sec	01	

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

	Mil Applica Stendard Mothod	Application Mothod	Test Condition	Symbol	Lower U	Upper	Chit	Notes
Life Tost	1311A 4551A	4551A	1C 5	•	2500		hours	=
Life Test End-Point (1)	1311A . 4452A	4452A	1 21	a.		1.0	watt	2,3
Life Test End-Point (2)	1311A . 4416	4416	TC 2	יו		6.0	÷€	3,4
Life Test End-Point (3)	1311A	44718	101	2		1.0	A sec	ю
Life Test (4)	13114	4452A	1.07	a. L		75	ww	. 1,3
Life Tast End-Point (5)	1311A	4496	1	PFR		170	ww	3,6

Avality Conformance Inspection - Part 21 (QCIII-3)

THIS PAGE IS BEST QUALITY PRACTICABLE
THIS PAGE IS BEST QUALITY PRACTICABLE
TRUM COPY FURNISHED TO DDG

nequencies 9 000, 9.375, .9.650GHZ. The incident Rf pulse will have a risctime 50 nanoseconds maximum. Test configuration reference figure 4452 - 1b. The peak power measurement will be accomplished by calibrating the deflection of a sampling oscilloscope as described in section 3.2 paragraphs 3.2.1 and 3.2.2 of Mil-Std-1311A.

The maximum spike leakage shall not exceed the specified limits for test frequencies 9.000, 9.375, 9.650 GHZ. Oscilloscope calibration technique as described in section 3.2 paragraphs 3.2.1 and 3.2.2 of Mil-Std-1311A is applicable. Amplitude variation shall be recorded by observing the distribution of spike amplitudes for 1 minute time through open shutter of scope camera.

Quality conformance test to be made using multi-stage limiter. For example using the high power bulk stage followed by the limiter diode.

A swept frequency may be used.

Match Termination used in this test circuit shall have a VSWR of 1.05 or less.

The firming power shall be defined as a 5th increase of limiter insertion loss

mpared to the "cold" insertion loss.

Quality conformance test to be made using bulk semiconductor stage only.

For this specification the following abbreviations and symbols in addition to MIL-E-1 abbreviations and symbols shall apply; T = time (recovery),  $\Delta R_0 = \text{variation of phase on recovery (total deviation at a fixed time)}$ ,  $\Delta R_0 = \text{variation of amplitude on recovery (total deviation at a fixed time)}$ ,  $P_{FR} = \text{firing power.}$ 

The maximum variation in phase and amplitude as measured by dynamic phase and amplitude test facility shall not vary more than the specified limits over a 2 minute integration time period. Measurement to be made at a point 54sec from the cessation of 14sec input pulse.

-Measurement of parameters cited will follow the procedures outlined in QCI -1.

The bulk semiconductor limiter shall operate over the entire duration of the life test. The spike leakage (P<sub>s</sub>) will be periodically monitored. Life test will be interrupted each 720 ± 20 hours intervals to permit testing of end of life test end points.


# -5. PREPARATION FOR DELIVERY


5.1 Packaging, Packing and Marking. - Packaging, packing and package rking shall be specified in the contract.

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDG

INE DRAWING

1 3





Notes:

- a) all dimensions in inches
- b) all tolerances ± 0.01 mles, otherwise specified

THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC

	# CY		# CY
Department of Defense Deputy for Science and Tech. Ofc Assistant Secretary of the Army (R&D) Washington, DC 20310	1	Director US Army Production Equipment Agcy ATTN: Manufacturing Tech Div. Rock Island Arsenal Rock Island, IL 61201	1
Commander Picatinny Arsenal ATTN: SARPA-FR-S-P Dover, NJ 07801	1	Commander Harry Diamond Laboratories ATTN: Mr. Horst Gerlach 2800 Powder Mill Rd. Adelphia, MD 20783	1
Commander US Army Research Office ATTN: DRXRO-IP PO Box 12211 Research Triangle Pk, NC 27709 Commander	1	Commander US Army Material Readiness & Development Command ATTN: DRCPM-NXE-D (Dr. McClung Nike X Project Office Redstone Arsenal, AL 35809	1
US Navy Material Ind Res Office ATTN: Code 226 NAVMIRO Mr. Oscar Welskar Philadelphia, PA 19112		Director Electronic Components Lab ATTN: DRSEL-TL-IL (Mr. V. Higgins Fort Monmouth, NJ 07703	1
Director ARPA 1400 Wilson Blvd. Arlington, VA 22209	1	Commander US Army Missile Command ATTN: AMSMI-IEVL (Mr. R. Buckelev Building 4500	1 v)
Commander Defense Documentation Center	12	Redstone Arsenal, AL 35809	
ATTN: TISIA-1 Cameron Station, Bldg. 5 Alexandria, VA 22314		Office of Defense Research & Eng'g Communications and Delectronics Room 3D1037 Washington, DC 20330	1
Commander US Army Electronics Command ATTN: DRSEL-RD-EM-2 Fort Monmouth, NJ 07703	1	Commander US Army Materiel Readiness & Development Command ATTN: DRCDE-D	1
Director Electronic Components Lab ATTN: DRSEL-TL-IJ (G. Morris) Fort Monmouth, NJ 07703	1	5001 Eisenhower Ave. Alexandria, VA 22304	

_#	CY		#CY
Commander US Naval Air Development Center ATTN: Library Johnsville Warminster, PA 18974	1	Commander Rome Air Development Center Griffiss Air Force Base ATTN: (EMERR) Mr. L. Gubbins Rome, NY 13440	1
Chief Naval Ship Systems Command Dept of the Navy ATTN: Code 681A2b, Mr. L. Gumir Room 3329 Washington, DC 20330	1 na	Commander Rome Air Development Center Griffiss Air Force Base ATTN: (EMERR) Mr. Regis C. Hill Rome, NY 13440	l ow
Commander Dept of the Navy ELEX 05143A ATTN: A.H. Young Electronics System Command Washington, DC 20360	1	Commander Air Force Materials Lab ATTN: MATE (Mr. J. Wittebort) Electronics Branch Wright-Patterson Air Force Base Dayton, OH 45433	1
Commander US Naval Research Laboratory ATTN: G. Abraham 5205 Washington, DC 20390	1	AFAL (AVTA) Electronic Technology Division ATTN: Mr. Robert D. Larson, Chie Advanced Electronics Devices Bran Wright Patterson Air Force Base	
Reliability Analysis Center ATTN: RADC-RBRAC	1	Dayton, OH 45433	
Griffiss Air Force Base New York 13441		Advisory Group on Electron Device 201 Varick St., 9th Floor New York, NY 10014	s 2
Commander Defense Electronics Supply Ctr Directorate of Engineering & Standardization ATTN: (DESC-ECS) Mr. N.A. Hauc Dayton, OH 45401	1 k	National Aeronautics & Space Admi George C. Marshall Space Flight ( ATTN: R-QUAL-FP (Mr. L.C. Hami Huntsville, AL 35812	Ctr
Commander Air Research & Development Comma ATTN: RDTCT Andrews Air Force Base Washington, DC 20330	1 and	Commander US Army Electronics Command ATTN: DRSEL-PP-I-PI-1 Fort Monmouth, NJ 07703	2

<u># C</u>	<u>Y</u>	† CY
NASA Manned Space Craft Center Reliability and Flight Safety Div ATTN: Mr. Lawrence Steinhardt Houston, TX	<pre>General Electric Company No. Concourse Bldg. Syracuse, NY 13212</pre>	1
Scientific & Technical Info Facility ATTN: Acquisition Branch (S-AK/DL PO Box 8757 Baltimore (Wash. Intl A/P, MD 2124	ATTN: Dr. E. Jaumot, Jr. PO Box 1104	1
Avantek 1 ATTN: Mr. Thielan 3001 Cooper Rd Santa Clara, CA 95051	General Instrument Corp. Semiconductor Products Group 600 W. John St. Hicksville, LI, NY 11802	1
AIL 1 ATTN: Mr. Lou Cianciulli Commack Rd. Deer Park , LI, NY	Honeywell, Inc. Semiconductor Products 2747 Fourth Ave. Minneapolis, MN 55408	1
Richardson Rd Comar, PA	Micro Electronics Lab Hughes Aircraft Co 500 Superior Ave. Newport Beach, CA 92663	1
Alpha Industries Inc. 1 ATTN: Dr. W. K. Niblack 20 Sylvan Rd. Woburn, MA 01801	IBM Components Div. ATTN: Mr. Al Kran East Fishkill, Rt. 52	1.
Bendix Corporation 1 Semiconductor Div.	Hopewell Junction, NY 12533	
ATTN: Mr. J. Ruskin South St. Holmdel, NJ 07733	KSC Semiconductor Corp. ATTN: Mr. S. Cudletz, Pres. KSC Way (Katrina Rd). Chelmsford, MA 01824	1
Collins Radio Company 1 Cedar Rapids Div. ATTN: Mr. W. Caldwell Cedar Rapids, IO 52406	Arthur D. Little Acorn Park ATTN: Dr. H. Rudenberg 15/206 Cambridge, MA 02140	1
General Micro-Electronics, Inc. 1 2920 San Ysidro Way Santa Clara, CA 95051		

	# CY	#	CY
Raytheon Company Microwave Power Tube ATTN: R. E. Roberts Willow St. Waltham, MA 02154	1	Sanders Associates, Inc. ATTN: Microwave Dept. 95 Canal St. Nashua, NH	1
Motorola, Inc. ATTN: Mr. J. LaRue 5005 East McDowell Rd. Phoenix, AZ 85008	1	Texas Instruments Semiconductor Components Div. ATTN: Semiconductor Library PO Box 5012 Dallas, TX	1
Northrup Corporate Labs ATTN: Library 320-61 3401 West Broadway Hawthorne, CA 90250	1	Western Electric ATTN: Mr. R. Moore Maron & Vine Sts. Laureldale, PA	1
Philco Ford Corporation Microelectronics Div. Church Rd. Lansdale, PA 19446	1	Varian Associates Solid State Div. ATTN: Mr. J. Collard 8 Salem Rd. Beverly, MA 01803	1
Raytheon Company Semiconductor Operation ATTN: Mr. S. Weisner 350 Ellis St. Mountain View, CA 94040	1	Commander Air Force Materiels Lab Wright Patterson AFB ATTN: AFML/STE (Ms. E. Tarrants Dayton, OH 45433	1
Dr. Robert H. Rediker MIT Bldg. 13-3050 Cambridge, MA 02139	1 .	Dayton, On 40400	
Sprague Electric Co. ATTN: Mr. W.C. Donelan 87 Marshall St. North Adams, MA 01247	1		
Solitron Devices, Inc. 256 Oak Tree Rd. Tappan, NY 10983	1		